pocl: A Performance-Portable OpenCL Implementation

Kaushik Kulkarni

December 5, 2018



Outline

- Published in 2015
- Still an actively maintained project
 - Source code: https://github.com/pocl/pocl
 - Latest release: v1.2 in September 2018
 - Latest commit \sim 25 days ago.

- OpenCL codes are platform portable
- However, performance portability is not guaranteed
- pocl's approach: *target-specific* compiler transformations

Variables that affect the performance of an OpenCL code

- Address space of variables
- Work group sizes
- Memory access pattern
- Optimizations performed by the kernel compiler of the DpenCL implementation

Pieces of an OpenCL implementation



Figure: Sub-components of an OpenCL implementation[pg.6]

Kaushik Kulkarni



December 5, 2018

7 / 36

- The pocl kernel compiler is Clang-based and generates LLVM IR
- Follows a target based execution model
 - SIMT architectures(like GPUs):
 - $\bullet \ \Rightarrow \ \mathsf{Generate} \ \mathsf{code} \ \mathsf{for} \ \mathsf{a} \ \mathsf{single} \ \mathsf{work} \ \mathsf{item}$
 - Else:
 - $\bullet \ \Rightarrow \ {\sf Transform} \ {\sf LLVM} \ {\sf IR} \ {\sf to} \ {\sf form} \ {\sf multi-work-item} \ {\sf work-group} \ {\sf functions}$

pocl Compilation chain overview



Figure: Compilation strategies for different backends[pg.12]

Kaushik Kulkarni

• LLVM IR is a low-level language close to assembly language and abstracts the underlying architecture in a generic manner

- Data Structures: typed "virtual" registers
- SSA

Nomenclature

- *Basic blocks:* A group of statements that do not include any conditional statements
- Control Flow Graphs: a directed graph with BBs as nodes, arranged in a schedulable manner

Definition

A collection of statements that must be executed by all the work items in the work group before proceeding to any other statements.

The <code>OpenCL</code> specification does not require an ordering of the WIs \Rightarrow Parallel region is embarrassingly parallel across the WIs

Strategy

- Identify the parallel region across WIs in the work group functions
- Annotate the parallel regions of loops across the WIs and with LLVM metadata that serves as directives for the LLVM loop vectorizer

- The algorithm is categorized for the following cases:
 - No barrier
 - Unconditional barriers
 - Conditional barriers
 - Barriers in loops
- The placement of the barrier in the kernel will affect the parallel region formation in the multi-WI work group functions

13 / 36

Parallel Region Formation: No barrier

• Identifying parallel region is trivial for a kernel with no barriers(*or a CFG with just one BB*) i.e. the entire kernel is the parallel region



Figure: Single WI function

Figure: Mutliple WI-work group function[pg. 15]

Unconditional barrier

- node A is said to dominate node B in a CFG if every path from the entry to node B has to go through node A
- A barrier B is said to be an unconditional barrier if the barrier dominates the 'exit' node

Example

```
__kernel void uncond_barrier_kernel(__global float *a)
{
    int gid = get_global_id(0);
    a[gid] = 2*a[gid];
    barrier(CLK_GLOBAL_MEM_FENCE);
    a[gid] = 2*a[gid];
}
```

Conditional barrier

- If a work item executes a conditional barrier then all the other WIs must also execute the barrier
 - Same rule applies for barriers in a loop

Non-example: Kernel with undefined behavior

```
__kernel void crash_kernel(__global float *a)
{
    int lid = get_local_id(0);
    int gid = get_global_id(0);
    a[gid ] = 2*a[gid];
    if(lid == 0)
        barrier(CLK_GLOBAL_MEM_FENCE);
    a[gid] = 2*a[gid];
}
```

• Split the CFG into sub-CFGs between the unconditional barriers and then form the parallel regions from those sub-CFGs¹



¹One can assume implicit unconditional barriers at the *entry* and *exit* nodes

- The CFG will contain atleast one node such that it has more than one predecessor barrier
- ullet \Rightarrow cannot apply the algorithm for unconditional barrier



Figure: CFG for a conditional barrier WI[pg.16]

Kaushik Kulkarni

- From the OpenCL specification for conditional barrier, we can claim that "All the WIs in a work group take the same path from entry to exit"
- ⇒ by "tail duplication" of the sub-CFG between a conditional barrier and the exit node we can apply the algorithm for unconditional barrier to each one of the tails





Figure: Single WI function[pg. 16]

Figure: Tail duplicated WI function[pg. 18]

• The *"tail-duplicated"* CFG's parallel region can be dealt in the similar way as unconditional barriers





Figure: Tail duplicated WI function[pg. 18]

Figure: Work group function[pg. 18]

- Further optimization to the kernel is done by *"loop-peeling"* i.e. by unrolling the first iteration of the loop.
 - We end up with longer branch-less codes \Rightarrow better ILP optimizations

```
void peeled_func(float *a, float*b)
void loop func(float *a, float*b)
                                                         /*First iteration*/
ł
                                                         b[0] += a[0]:
    for(int i=0; i<10; i++)</pre>
                                                         b[0] += a[0]:
    ſ
         if(i==0)
                                                         for(int i=1: i<10: i++)</pre>
             b[i] += a[i];
         b[i] += a[i];
                                                             b[i] += a[i];
    }
                                                    ł
}
```



Figure: Work group function[pg. 18]

Figure: Peeled work group function[pg.19]



Sections of a loop

/*Header*/ for(int i=1; i<10; i++) { /*Body */ b[i] += a[i]; /*Latch */ }</pre>

Algorithm

- All work items must execute the b-loop in lock steps
- Add an implicit barrier after the *header*, and before the latch
- The parallel regions lies in between the barriers

Barrier in kernel loops



Figure: Parallel regions in *b-loops*[pg.22]

- WI functions with loops having dependency patterns which are difficult to parallelize can be optimized using the work-group functions
- pocl strategy: introduce implicit barriers so that the scheduling of the WI captures the parallelism within the WG functions captures the parallel structure of computations

```
kernel void horiz parallel( global float* a.
__kernel void horiz_parallel(__global float* a,
                                                                                         int blockWidth)
                              int blockWidth)
                                                                int gid = get_global_id(0);
   /*Parallel WI loop*/
                                                                float acc = 0.0;
   int gid = get global id(0);
                                                                for(int i=0; i < blockWidth; ++i)</pre>
   float acc = 0.0;
                                                                Ł
   for(int i=0: i < blockWidth: ++i)</pre>
                                                                    ##Parallel WI loop*/
                                                                    acc += (a[blockWidth + i]);
       acc += (a[blockWidth + i]);
                                                                    //[pocl:] adds an implicit barrier here
                                                                ł
   // ...(more computations)
                                                                // ...(more computations)
   barrier(CLK LOCAL MEM FENCE);
                                                                barrier(CLK LOCAL MEM FENCE);
```

27 / 36

Possible solution

A Context Array for each private variable.

• Maintaining an array for each private variable would be inefficient, as it is possible that a private variable is only allocated for a single WI

Implemented heuristic:

- Analyze the LLVM IR
 - If more than 1 WI allocate a private variable then allocate a context array for the private
 - Else, allocate such private variables(allocated by only 1 WI) in one of the registers
- More optimizations are done by doing a uniformity analysis of private variables

- pocl also contains low level implementations of mathematical functions on vector data types though the VecMathlib library
- VecMathlib is implemented for several backends Intel, AMD, GPUs
- Backend generic implementation through data structures such as realvec<double, 2>
- Implementation Strategy:
 - Try to implement the vector data types and map the vectorized operations to corresponding instructions in the hardware
 - If hardware does not support the instruction then, fallback to serial execution

- IEEE floating point system
- Computations of some mathematical functions through iterative scheme. For example: $\sqrt{x}, \frac{1}{x}$
- Trigonometric mathematical functions are reduced to the range $[0, \pi/2]$ and then computed using interpolation through Chebyshev polynomials

Performance Evaluation

Testing platform I:

- Intel x86-64 i7-440
- OpenCL implementations for comparison
 - AMD APP SDK
 - Intel's OpenCL implementation

Testing platform II:

- ARM Cortex-A9
- Neon SIMD Units
- OpenCL implementations for comparison: FreeOCL

Testing platform III:

- Cell BE of PS3
- AltiVec instruction set of accessing SIMD units
- OpenCL implementations for comparison: IBM OpenCL

Kaushik Kulkarni

pocl: A Performance-Portable OpenCL In

December 5, 2018 31 / 36

Performance comparison on Intel i7



Figure: Comparison of OpenCL implementations on Intel i7(lower is better)[pg.30]

Performance comparison on AMD Cortex-A9



Figure: Comparison of OpenCL implementations on AMD Cortex-A9(*lower is better*)[pg.29]

Performance comparison on Cell BE



Figure: Comparison of OpenCL implementations on Cell BE(lower is better)[pg.31]

• Support to NVIDIA CUDA is added though LLVM NVPTX backend



Figure: pocl's OpenCL implementation for NVIDIA²

²http://portablecl.org/cuda-backend.html

- The central theme of the work is around the concept of creating/exposing parallel regions of the kernel using compiler transformations, and annotate the embarrassingly parallel sections of code in LLVM IR
- Proofs for the validity of the compiler transformation have been provided in the paper
- Implemented VecMathlib, a backend generic library for mathematical functions that evaluates mathematical functions for vector data types
- The authors have shown comparable performance with the vendor's provided OpenCL implementation
- Support for more targets is being added: NVIDIA and pHSA being the major ones