# Languages and Abstractions for High-Performance Scientific Computing CS598 APK

Andreas Kloeckner

Spring 2025

#### Introduction

Notes
Notes (unfilled, with empty boxes)
Notes (source code on Github)
About This Class
Why Bother with Parallel Computers?
Lowest Accessible Abstraction: Assembly
Architecture of an Execution Pipeline
Architecture of a Memory System
Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

#### Introduction

#### Notes

Notes (unfilled, with empty boxes)
Notes (source code on Github)
About This Class
Why Bother with Parallel Computers?
Lowest Accessible Abstraction: Assembly
Architecture of an Execution Pipeline
Architecture of a Memory System
Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

#### Introduction

Notes

## Notes (unfilled, with empty boxes)

Notes (source code on Github)
About This Class
Why Bother with Parallel Computers?
Lowest Accessible Abstraction: Assembly
Architecture of an Execution Pipeline
Architecture of a Memory System

Machine Abstractions

Performance: Expectation, Experiment, Observation

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

Why Bother with Parallel Computers?

Lowest Accessible Abstraction: Assembly

Architecture of an Execution Pipeline

Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

#### About This Class

Why Bother with Parallel Computers?
Lowest Accessible Abstraction: Assembly
Architecture of an Execution Pipeline
Architecture of a Memory System
Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

# Why this class? Setting: Performance-Constrained Code When is a code performance-constrained? ▶ If your code is performance-constrained, what is the best approach? ▶ If your code is performance-constrained, what is the second-best approach?

## Examples of Performance-Constrained Codes

#### Discussion:

- ▶ In what way are these codes constrained?
- ▶ How do these scale in terms of the problem size?

What Problem are we Trying To Solve?

$$(C_{ij})_{i,j=1}^{m,n} = \sum_{k=1}^{\ell} A_{ik} B_{kj}$$

Reference BLAS DGEMM code:

https://github.com/Reference-LAPACK/lapack/blob/master/BLAS

OpenBLAS DGEMM code:

https://github.com/xianyi/OpenBLAS/blob/develop/kernel/x86\_0

Demo: intro/DGEMM Performance

## Goals: What are we Allowed to Ask For?

- ► Goal: "make efficient use of the machine"
- In general: not an easy question to answer
- ▶ In theory: limited by some peak machine throughput
  - Memory Access
  - Compute
- ▶ In practice: many other limits (Instruction cache, TLB, memory hierarchy, NUMA, registers)

# Class web page

## https://bit.ly/hpcabstr-s25

#### contains:

- Class outline
- ► Slides/demos/materials
- Assignments
- Virtual Machine Image
- Piazza
- Grading Policies
- Video
- ► HW1 (soon)

# Welcome Survey

Please go to:

https://bit.ly/hpcabstr-f18

and click on 'Start Activity'.

If you are seeing this later, you can find the activity at <u>Activity:</u> welcome-survey.

# Grading / Workload

#### Four components:

- ► Homework: 25%
- ▶ Paper Presentation: 25%
  - ▶ 30 minutes (two per class)
  - Presentation sessions scheduled throughout the semester
  - Paper list on web page
  - Sign-up survey: soon
- ► Paper Reactions: 10%
- ► Computational Project: 40%

# Open Source <3

These notes (and the accompanying demos) are open-source!

Bug reports and pull requests welcome:

https://github.com/inducer/numerics-notes

Copyright (C) 2010-2013 Andreas Kloeckner Copyright (C) 2025 University of Illinois Board of Trustees

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE

# Approaches to High Performance

- ► Libraries (seen)
- Black-box Optimizing Compilers
- Compilers with Directives
- ► Code Transform Systems
- "Active Libraries"

Q: Give examples of the latter two.

Libraries: A Case Study

$$(C_{ij})_{i,j=1}^{m,n} = \sum_{k=1}^{\ell} A_{ik} B_{kj}$$

Demo: intro/DGEMM Performance

# Do Libraries Stand a Chance? (in general)

- ► Tremendously successful approach Name some examples
- performance

  Recent effort: "Batch BLAS" e.g.

Saw: Three simple integer parameters suffice to lose 'good'

- Recent effort: "Batch BLAS" e.g. http://www.icl.utk.edu/files/publications/2017/icl-utk-1
- Separation of Concerns

Example: Finite differences – e.g. implement  $\partial_x$ ,  $\partial_y$ ,  $\partial_z$  as separate (library) subroutines — What is the problem?



Flexibility and composition

# (Black-Box) Optimizing Compiler: Challenges

Why is black-box optimizing compilation so difficult?

- Application developer knowledge lost
  - ► Simple example: "Rough" matrix sizes
  - ► Data-dependent control flow
  - Data-dependent access patterns
  - Activities of other, possibly concurrent parts of the program
  - Profile-guided optimization can recover some knowledge
- Obtain proofs of required properties
- Size of the search space Consider

http://polaris.cs.uiuc.edu/publications/padua.pdf

# Directive-Based Compiler: Challenges

## What is a directive-based compiler?

- Generally same as optimizing compiler
- Make use of extra promises made by the user
- What should the user promise?
- Ideally: feedback cycle between compiler and user
  - Often broken in both directions
  - User may not know what the compiler did
  - Compiler may not be able to express what it needs
- Directives: generally not mandatory

# Lies, Lies Everywhere

- Semantics form a contract between programmer and language/environment
- ▶ Within those bounds, the implementation is free to do as it chooses
- ► True at every level:
  - Assembly
  - "High-level" language (C)

Give examples of lies at these levels:

One approach: Lie to yourself

- "Domain-specific languages" ← A fresh language, I can do what I want!
- Consistent semantics are notoriously hard to develop
  - Especially as soon as you start allowing subsets of even (e.g.)
     C's integers

## Class Outline

#### High-level Sections:

- Intro, Armchair-level Computer Architecture
- Machine Abstractions
- Performance: Expectation, Experiment, Observation
- Programming Languages for Performance
- Program Representation and Optimization Strategies
- Code Generation/JIT

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

## Why Bother with Parallel Computers?


Lowest Accessible Abstraction: Assembly Architecture of an Execution Pipeline Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

## Moore's Law




# Dennard Scaling of MOSFETs

Parameter	Factor
Dimension	$1/\kappa$
Voltage	$1/\kappa$
Current	$1/\kappa$
Capacitance	$1/\kappa$
Delay Time	$1/\kappa$
Power dissipation/circuit	$1/\kappa^2$
Power density	1

[Dennard et al. '74, via Bohr '07]


ightharpoonup Frequency = Delay time<sup>-1</sup>

# MOSFETs ("CMOS" – "complementary" MOS): Schematic



[Dennard et al. '74]

# MOSFETs: Scaling



## [Intel Corp.]

'New' problem at small scale:
 Sub-threshold leakage (due to low voltage, small structure)
 Dennard scaling is over – and has been for a while.

# Peak Architectural Instructions per Clock: Intel

CPU	IPC	Year
Pentium 1	1.1	1993
Pentium MMX	1.2	1996
Pentium 3	1.9	1999
Pentium 4 (Willamette)	1.5	2003
Pentium 4 (Northwood)	1.6	2003
Pentium 4 (Prescott)	1.8	2003
Pentium 4 (Gallatin)	1.9	20
Pentium D	2	2005
Pentium M	2.5	2003
Core 2	3	2006
Sandy Bridge	4ish	2011

[Charlie Brej <a href="http://brej.org/blog/?p=15">http://brej.org/blog/?p=15</a>] Discuss: How do we get out of this dilemma?

# The Performance Dilemma

lueas.	Clock Frequency: Brick Wall		What is the <i>conceptual</i> difference between those ideas?
iueas.			
Ideas	Clock Frequency. Blick Wall	ldeas:	

## The Performance Dilemma: Another Look

- Really: A crisis of the 'starts-at-the-top-ends-at-the-bottom' prorgramming model
- ► Tough luck: Most of our codes are written that way
- Even tougher luck: Everybody on the planet is trained to write codes this way

#### So:

▶ Need: Different tools/abstractions to write those codes

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

Why Bother with Parallel Computers?

Lowest Accessible Abstraction: Assembly


Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observatior

## A Basic Processor: Closer to the Truth



- ▶ loosely based on Intel 8086
- ► What's a bus?


# A Very Simple Program

```
4:
                         c7 45 f4 05 00 00 00 movl
                                                    $0x5,-0xc(%rbp)
int a = 5:
               b: c7 45 f8 11 00 00 00 movl
                                                    $0x11,-0x8(%rbp)
int b = 17; 12: 8b 45 f4
                                                    -0xc(%rbp),%eax
                                             mov
int z = a * b; <sup>15</sup>: Of af 45 f8
                                                    -0x8(%rbp), %eax
                                             imul
                   19: 89 45 fc
                                                    %eax,-0x4(%rbp)
                                             mov
                         8b 45 fc
                                                    -0x4(\%rbp), %eax
                   1c:
                                             mov
```

#### Things to know:

- Question: Which is it?
  - <opcode> <src>, <dest>
  - <opcode> <dest>, <src>
- Addressing modes (Immediate, Register, Base plus Offset)
- ► 0xHexadecimal

# A Very Simple Program: Another Look



```
4:
      c7 45 f4 05 00 00 00
                                     $0x5,-0xc(%rbp)
                             movl
      c7 45 f8 11 00 00 00
                                     $0x11,-0x8(%rbp)
b:
                             movl
12:
      8b 45 f4
                                     -0xc(%rbp), %eax
                             mov
15:
      Of af 45 f8
                             imul
                                     -0x8(%rbp), %eax
19:
      89 45 fc
                                     \%eax, -0x4(\%rbp)
                             mov
1c:
      8b 45 fc
                                     -0x4(\%rbp), %eax
                             mov
```

# A Very Simple Program: Intel Form

```
DWORD PTR [rbp-0xc], 0x!
4:
      c7 45 f4 05 00 00 00
                                mov
b:
      c7 45 f8 11 00 00 00
                                       DWORD PTR [rbp-0x8],0x:
                                mov
                                       eax, DWORD PTR [rbp-0xc]
12:
      8b 45 f4
                                mov
                                       eax, DWORD PTR [rbp-0x8]
15: Of af 45 f8
                                imul
                                       DWORD PTR [rbp-0x4],ea:
19: 89 45 fc
                                mov
                                       eax, DWORD PTR [rbp-0x4]
1c:
      8b 45 fc
                                mov
```

- "Intel Form": (you might see this on the net) <opcode> <sized dest>, <sized source>
- Previous: "AT&T Form": (we'll use this)
- ► Goal: Reading comprehension.
- Don't understand an opcode? https://en.wikipedia.org/wiki/X86\_instruction\_listings

# Assembly Loops

```
0:
                                  55
                                                          push
                                                                 %rbp
int main()
                            1:
                                  48 89 e5
                                                                 %rsp,%rbp
                                                          mov
                            4:
                               c7 45 f8 00 00 00 00
                                                                 $0x0,-0x8(%rbp)
                                                          Tvom
                            b: c7 45 fc 00 00 00 00
                                                                 $0x0,-0x4(%rbp)
                                                          movl
   int y = 0, i;
                                  eb Oa
                                                                 1e < main + 0x1e >
                                                          jmp
   for (i = 0;
                            14:
                                  8b 45 fc
                                                                 -0x4(%rbp), %eax
                                                          mov
        y < 10; ++i
                            17:
                                  01 45 f8
                                                          add
                                                                 %eax,-0x8(%rbp)
                                  83 45 fc 01
                                                                 0x1,-0x4(%rbp)
                            1a:
                                                          addl
      v += i:
                            1e:
                                  83 7d f8 09
                                                          cmpl
                                                                 $0x9,-0x8(%rbp)
                            22:
                                  7e f0
                                                                 14 < main + 0x14 >
   return y;
                                                          ile
                            24:
                                  8b 45 f8
                                                                 -0x8(%rbp), %eax
                                                          mov
                            27:
                                  c9
                                                          leaveg
                            28:
                                  c.3
                                                          retq
```

#### Things to know:

- Condition Codes (Flags): Zero, Sign, Carry, etc.
- Call Stack: Stack frame, stack pointer, base pointer
- ► ABI: Calling conventions

## **Demos**

## Demo: intro/Assembly Reading Comprehension

```
Demo: Source-to-assembly mapping
Code to try:
int main()
{
  int y = 0, i;
  for (i = 0; y < 10; ++i)
    y += i;
  return y;
}</pre>
```

### Outline

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

Why Bother with Parallel Computers?

Lowest Accessible Abstraction: Assembly

Architecture of an Execution Pipeline

Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

### Modern Processors?

All of this can be built in about 4000 transistors. (e.g. MOS 6502 in Apple II, Commodore 64, Atari 2600)

So what exactly are Intel/ARM/AMD/Nvidia doing with the other billions of transistors?

## Execution in a Simple Processor




- ► [IF] Instruction fetch
- ► [ID] Instruction Decode
- ▶ [EX] Execution
- ► [MEM] Memory Read/Write
- ► [WB] Result Writeback


# Solution: Pipelining

IF	ID	EX	MEM	WB				
↓ <i>i</i>	IF	ID	EX	MEM	WB			
<i>t</i> →		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

## MIPS Pipeline: 110,000 transistors



### Hazards and Bubbles




Q: Types of Pipeline Hazards? (aka: what can go wrong?)



### Demo


Demo: intro/Pipeline Performance Mystery			

## A Glimpse of a More Modern Processor




[David Kanter / Realworldtech.com]

## A Glimpse of a More Modern Processor: Frontend



[David Kanter / Realworldtech.com]

### A Glimpse of a More Modern Processor: Backend




- New concept: Instruction-level parallelism ("ILP", "superscalar")
- ▶ Where does the IPC number from earlier come from?


[David Kanter / Realworldtech.com]

Demo


Demo: intro/More Pipeline Mysteries


# SMT/"Hyperthreading"





# SMT/"Hyperthreading"





### Outline

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

Why Bother with Parallel Computers?

Lowest Accessible Abstraction: Assembly

Architecture of an Execution Pipeline

Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

### More Bad News from Dennard

Parameter	Factor	
Dimension	$1/\kappa$	
Line Resistance	$\kappa$	
Voltage drop	$\kappa$	
Response time	1	
Current density	$\kappa$	

[Dennard et al. '74, via Bohr '07]

- ▶ The above scaling law is for on-chip interconnects.
- ► Current ~ Power *vs.* response time

Getting information from

- processor to memory
- one computer to the next

is

- ▶ slow (in *latency*)
- power-hungry

## Somewhere Behind the Interconnect: Memory

Performance characteristics of memory:

- ► Bandwidth
- Latency

Flops are cheap Bandwidth is money Latency is physics


▶ M. Hoemmen

Minor addition (but important for us)?


# Latency is Physics: Distance



# Latency is Physics: Electrical Model



# Latency is Physics: DRAM




# Latency is Physics: Performance Impact?

What is the performance impact of high memory latency?			

#### Idea:

- ▶ Put a look-up table of recently-used data onto the chip.
- ► Cache


## Memory Hierarchy



### A Basic Cache

Demands on cache implementation:

- Fast, small, cheap, low power
- Fine-grained
- High "hit"-rate (few "misses")



Design Goals: at odds with each other. Why?




# Caches: Engineering Trade-Offs

### Engineering Decisions:


- More data per unit of access matching logic
  - → Larger "Cache Lines"
- ► Simpler/less access matching logic
  - → Less than full "Associativity"
- Eviction strategy
- Size

## Associativity


### Direct Mapped:



### 2-way set associative:



# Size/Associativity vs Hit Rate



Miss rate versus cache size on the Integer portion of SPEC CPU2000 [Cantin, Hill 2003]


Demo: Learning about Caches

Demo: intro/Cache Organization on Your Machine

## Experiments: 1. Strides: Setup

```
int go(unsigned count, unsigned stride)
  const unsigned array size = 64 * 1024 * 1024;
  int *ary = (int *) malloc(sizeof(int) * array size);
  for (unsigned it = 0; it < count; ++it)
    for (unsigned i = 0; i < array size; i += stride)</pre>
      arv[i] *= 17:
  int result = 0:
  for (unsigned i = 0; i < array size; ++i)
      result += ary[i];
  free (ary);
  return result;
What do you expect? [Ostrovsky '10]
```


# Experiments: 1. Strides: Results



# Experiments: 2. Bandwidth: Setup

```
int go(unsigned array size, unsigned steps)
  int *ary = (int *) malloc(sizeof(int) * array size);
  unsigned asm1 = array size - 1;
  for (unsigned i = 0; i < 100*steps;)
   #define ONE ary [(i++*16) \& asm1] ++;
   #define FIVE ONE ONE ONE ONE ONE
   #define TEN FIVE FIVE
   #define FIFTY TEN TEN TEN TEN
   #define HUNDRED FIFTY FIFTY
   HUNDRED
  int result = 0:
  for (unsigned i = 0; i < array size; ++i)
      result += arv[i]:
  free(ary);
  return result;
What do you expect? [Ostrovsky '10]
```

## Experiments: 2. Bandwidth: Results




# Experiments: 3. A Mystery: Setup

```
int go(unsigned array size, unsigned stride, unsigned steps)
  char *ary = (char *) malloc(sizeof(int) * array size);
  unsigned p = 0;
  for (unsigned i = 0; i < steps; ++i)
    ary[p] ++;
   p += stride;
    if (p >= array size)
      p = 0:
  int result = 0:
  for (unsigned i = 0; i < array size; ++i)
      result += ary[i];
```

What do you expect? [Ostrovsky '10]

free(ary);
return result;

## Experiments: 3. A Mystery: Results



Color represents achieved bandwidth:

► Red: high

► Blue: low

# Thinking about the Memory Hierarchy

- ► What is a working set?
- ▶ What is data locality of an algorithm?
- ▶ What does this have to with caches?

## Case Study: Streaming Workloads

Q: Estimate expected throughput for saxpy on an architecture with caches. What are the right units?

$$z_i = \alpha x_i + y_i \quad (i = 1, \ldots, n)$$

Demo: https://github.com/lcw/stream\_ispc

### Special Store Instructions


At least two aspects to keep apart:			
What hardware behavior might result from these aspects?			

- ▶ Comment on what a compiler can promise on these aspects.
- Might these 'flags' apply to loads/prefetches?

(see also: [McCalpin '18])

## Case study: Matrix-Matrix Mult. ('MMM'): Code Structure

- ► How would you structure a high-performance MMM?
- ▶ What are sources of concurrency?
- ▶ What should you consider your working set?



# Case study: Matrix-Matrix Mult. ('MMM') via Latency

Come up v nierarchy l		model fo	r MMM i	n a two-lev	el

[Yotov et al. '07]

# Case study: Matrix-Matrix Mult. ('MMM') via Bandwidth

	a cost width:	model	tor	MMM	ın a	two-level	hierarc	hy

[Yotov et al. '07]

# Case study: Matrix-Matrix Mult. ('MMM'): Discussion

Discussion:	What are the main simplifications in each model?

[Yotov et al. '07]

General Q: How can we analyze cache cost of algorithms in general?

# Hong/Kung: Red/Blue Pebble Game

Simple means of I/O cost analysis: "Red/blue pebble game"

- ► A way to quantify I/O cost on a DAG (why a DAG?)
- "Red Hot" pebbles: data that can be computed on
- "Blue Cool" pebbles: data that is stored, but not available for computation without I/O

Note: Can allow "Red/Purple/Blue/Black": more levels

Q: What are the cost metrics in this model?

[Hong/Kung '81]

## Cache-Oblivious Algorithms

Annoying chore: Have to pick multiple machine-adapted block sizes in cache-adapted algorithms, one for each level in the memory hierarchy, starting with registers.

#### Idea:

- Step 1: Express algorithm recursively in divide & conquer manner
- Step 2: Pick a strategy to decrease block size Give examples of block size strategies, e.g. for MMM:

#### Result:

Asymptotically optimal on Hong/Kung metric

## Cache-Oblivious Algorithms: Issues

		ual hardv		

[Yotov et al. '07]

## Recall: Big-O Notation

Classical Analysis of Algorithms (e.g.):

$$Cost(n) = O(n^3).$$

Precise meaning? Anything missing from that statement?

## Comment: "Asymptotically Optimal"

Comments on asymptotic statements about cost in relation to high performance?

- ▶ No statement about finite *n*
- No statement about the constant

Net effect: Having an understanding of asymptotic cost is *necessary*, but *not sufficient* for high performance.

HPC is in the business of minimizing C in:

$$Cost(n) \le C \cdot n^3$$
 (for all  $n$ )

## Alignment


Alignment describes the process of matching the base address of:

- ► Single word: double, float
- SIMD vector
- ► Larger structure

To machine granularities:

Q: What is the performance impact of misalignment?

# Performance Impact of Misalignment



## SIMD: Basic Idea

What's the basic idea behind SIMD?	
What architectural need does it satisfy?	

Typically characterized by width of data path:

- SSE: 128 bit (4 floats, 2 doubles)
- AVX-2: 256 bit (8 floats, 4 doubles)
- AVX-512: 512 bit (16 floats, 8 doubles)

## SIMD: Architectural Issues

Realization of inter-lane comm. in SIMD? Find instructions.
Name tricky/slow aspects in terms of expressing SIMD:
x86 SIMD suffixes: What does the "ps" suffix mean? "sd"?

# SIMD: Transposes

Why are transposes important? Where do they occur?

## Example implementation aspects:

- ► HPTT: [Springer et al. '17]
- ▶ github: springer13/hptt 8x8 transpose microkernel
- ▶ Q: Why 8x8?

## Outline

#### Introduction

Notes

Notes (unfilled, with empty boxes)

Notes (source code on Github)

About This Class

Why Bother with Parallel Computers?

Lowest Accessible Abstraction: Assembly

Architecture of an Execution Pipeline

Architecture of a Memory System

Shared-Memory Multiprocessors

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

## Multiple Cores vs Bandwidth


Assume (roughly right for Intel):

- ► memory latency of 100 ns
- peak DRAM bandwidth of 50 GB/s (per socket)

How many cache lines should be/are in flight at one time?

[McCalpin '18]

## Topology and NUMA



[SuperMicro Inc. '15]

Demo: Show 1stopo on porter, from <a href="hwloc">hwloc</a>.

	des on what core my code runs? How?	
Who dec	des on what NUMA node memory is alloc	ated?
Who dec	des on what NUMA node memory is alloc	ated?
Who dec	des on what NUMA node memory is alloc	ated?
	des on what NUMA node memory is alloc	ated?


## Cache Coherence

What is cache coherence?	
How is cache coherence implemented?	
Towns cause constants implemented.	

What are the performance impacts?

- ► Demo: intro/Threads vs Cache
- ► Demo: intro/Lock Contention

## 'Conventional' vs Atomic Memory Update



## Outline

#### Introduction

Machine Abstractions

(

OpenCL/CUDA

Convergence, Differences in Machine Mapping

Lower-Level Abstractions: SPIR-V, PTX

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

## Outline

#### Introduction

#### Machine Abstractions

(

OpenCL/CUDA

Convergence, Differences in Machine Mapping Lower-Level Abstractions: SPIR-V, PTX

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

# Atomic Operations: Compare-and-Swap

```
#include <stdatomic.h>
Bool atomic compare exchange strong(
       volatile A* obj,
       C* expected, C desired );
What does volatile mean?
What does this do?
How might you use this to implement atomic FP multiplication?
```

# Memory Ordering

Why is Memory Ordering a Problem?
What are the different memory orders and what do they mean?

## Example: A Semaphore With Atomics

```
#include <stdatomic.h> // mo ->memory order, a ->atomic
typedef struct { atomic int v;} naive sem t;
void sem down(naive sem t *s)
  while (1) {
    while (a load explicit(\&(s\rightarrow v), mo ) < 1)
        spinloop body();
    int tmp=a fetch add explicit(\&(s\rightarrow v), -1, mo
    if (tmp >= 1)
        break; // we got the lock
    else // undo our attempt
      a fetch add explicit(&(s->v), 1, mo
void sem up(naive s t *s) {
  a_fetch_add_explicit(&(s\rightarrow v), 1, mo____);
[Cordes '16] — Hardware implementation: how?
```

### C: What is 'order'?

C11 Committee Draft, December '10, Sec. 5.1.2.3, "Program execution":

▶ (3) Sequenced before is an asymmetric, transitive, pair-wise relation between evaluations executed by a single thread, which induces a partial order among those evaluations. Given any two evaluations A and B, if A is sequenced before B, then the execution of A shall precede the execution of B. (Conversely, if A is sequenced before B, then B is sequenced after A.) If A is not sequenced before or after B, then A and B are unsequenced. Evaluations A and B are indeterminately sequenced when A is sequenced either before or after B, but it is unspecified which. The presence of a sequence point between the evaluation of expressions A and B implies that every value computation and side effect associated with A is sequenced before every value computation and side effect associated with B. (A summary of the sequence points is given in annex C.)

Q: Where is this definition used (in the standard document)?

# C: What is 'order'? (Encore)

#### C11 Draft, 5.1.2.4 "Multi-threaded executions and data races":

- ▶ All modifications to a particular atomic object M occur in some particular total order, called the *modification order* of M.
- ▶ An evaluation A carries a dependency to an evaluation B if . . .
- ► An evaluation A is *dependency-ordered* before an evaluation B if...
- ► An evaluation A *inter-thread happens before* an evaluation B if...
- An evaluation A happens before an evaluation B if. . .

Why is this so subtle?

# C: How Much Lying is OK?

# C11 Committee Draft, December '10, Sec. 5.1.2.3, "Program execution":

- ▶ (1) The semantic descriptions in this International Standard describe the behavior of an abstract machine in which issues of optimization are irrelevant.
- ▶ (2) Accessing a volatile object, modifying an object, modifying a file, or calling a function that does any of those operations are all *side effects*, which are changes in the state of the execution environment. [...]

## C: How Much Lying is OK?

- ▶ (4) In the abstract machine, all expressions are evaluated as specified by the semantics. An actual implementation need not evaluate part of an expression if it can deduce that its value is not used and that no needed side effects are produced (including any caused by calling a function or accessing a volatile object).
- ▶ (6) The least requirements on a conforming implementation are:
  - Accesses to volatile objects are evaluated strictly according to the rules of the abstract machine.
  - At program termination, all data written into files shall be identical to the result that execution of the program according to the abstract semantics would have produced.
  - ▶ The input and output dynamics of interactive devices shall take place as specified in 7.21.3. The intent of these requirements is that unbuffered or line-buffered output appear as soon as possible, to ensure that prompting messages actually appear prior to a program waiting for input.

This is the observable behavior of the program.

# Arrays

Why are arrays the dominant data structure in high-performance code?	
Any comments on C's arrays?	_

# Arrays vs Abstraction

Arrays-of-Structures or Structures-of-Arrays? What's the difference? Give an example.
_anguage aspects of the distinction? Salient example?

# C and Multi-Dimensional Arrays: A Saving Grace

```
// YES:
void f(int m, int n, double (*)[m][n]);
// NO:
struct ary {
  int m;
  int n;
  double (*array)[m][n];
};
// YES:
struct ary {
  int m;
  int n;
  double a[];
};
```

## **SIMD**

Name lar	Name language mechanisms for SIMD:						

Demo: machabstr/Ways to SIMD

# Outer-Loop / Inner-Loop Vectorization

Contrast outer-loop vs inner-loop vectorization.									

Side q: Would you consider GPUs outer- or inner-loop-vectorizing?

# Alignment: How?

```
The old way:
int attribute ((aligned (8))) a int;
Difference between these two?
int attribute ((aligned (8))) * ptr t 1;
int * attribute ((aligned (8))) ptr t 2;
The 'new' way (C/C++11):
struct alignas (64) somestruct t \{ /* ... */ \};
struct alignas(alignof(other t))
  somestruct t \{ /* ... */ \};
struct
  alignas (
    std::hardware destructive interference size)
    somestruct t \{ /* ... */ \};
```

What is constructive interference?

# Alignment: Why?

What is the	e concrete im	pact of the	e construct	s on the p	revious slide

Pointers and Aliasing

Demo: machabstr/Pointer Aliasing

## Register Pressure

if the register working set gets larger than the registers can What is the performance impact?	

Demo: machabstr/Register Pressure

# Object-Oriented Programming

Object-oriented programming: The weapon of choice for				
encapsulation and separation of concerns!				
Performance perspective on OOP?				

Demo: machabstr/Object Orientation vs Performance

## Being Nice to Your Compiler

#### Some rules of thumb:

- ► Use indices rather than pointers
- Extract common subexpressions
- Make functions static
- ▶ Use const
- Avoid store-to-load dependencies

What are the concrete impacts of doing these things?

### Outline

#### Introduction

#### Machine Abstractions

#### OpenCL/CUDA


Convergence, Differences in Machine Mapping Lower-Level Abstractions: SPIR-V, PTX

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions


Polyhedral Representation and Transformation

## Chip Real Estate




Die floorplan: VIA Isaiah (2008). 65 nm, 4 SP ops at a time, 1 MiB L2.

## "CPU-style" Cores




[Fatahalian '08]


## Slimming down




[Fatahalian '08]

## More Space: Double the Number of Cores






### Even more




[Fatahalian '08]




[Fatahalian '08]

### Idea #2: SIMD




[Fatahalian '08]

### Idea #2: SIMD



[Fatahalian '08]

#### Idea #2: SIMD



[Fatahalian '08]

#### Idea #2: SIMD

### Latency Hiding

- Latency (mem, pipe) hurts non-OOO cores
- Do something while waiting

What is the unit in which work gets scheduled on a GPU?

How can we keep busy?

Change in architectural picture?

Before:



Register File

Scratchpad/L1


After:




### GPUs: Core Architecture Ideas

I hree core ideas:		

### 'SIMT'




## Wrangling the Grid



Demo CL code

Demo: machabstr/Hello GPU

#### 'SIMT' and Branches



[Fatahalian '08]

#### GPU Abstraction: Core Model Ideas

How do these aspects show up in the model?

- View concrete counts as an implementation detail
  - SIMD lane
  - Core
  - Scheduling slot
- Program as if there are infinitely many of them
- Hardware division is expensive
   Make nD grids part of the model to avoid it
- Design the model to expose extremely fine-grain concurrency (e.g. between loop iterations!)
- Draw from the same pool of concurrency to hide latency

# GPU Program 'Scopes'

Hardware	CL adjective	OpenCL	CUDA
SIMD lane	private	Work Item	Thread
SIMD Vector		Subgroup	Warp
Core	local	Workgroup	Thread Block
Processor	global	NDRange	Grid

## GPU: Communication

What forms of communication exist at each scope?	
Can we just do locking like we might do on a CPU?	

# GPU Programming Model: Commentary

#### Advantage:

- Clear path to scaling in tmers of core count
- Clear path to scaling in tmers of SIMD lane count


#### Disadvantages:

- "Vector" / "Warp" / "Wavefront"
  - Important hardware granularity
  - Poorly/very implicitly represented
- ▶ What is the impact of reconvergence?

## Performance: Limits to Concurrency


What limits the amount of concurrency exposed to GPU	hardware?

# Memory Systems: Recap



## Parallel Memories

Problem: Memory chips have only one data bus. So how can multiple threads read multiple data items from memory simultaneously?
Where does banking show up?



```
Fill in the access pattern:

3 7 11 15 19 23 ···

Bank 2 6 10 14 18 22 ···

1 5 9 13 17 21 ···


0 4 8 12 16 20 ···

Address
```

local\_variable[lid(0)]




local\_variable[BANK\_COUNT\*lid(0)]




local\_variable[(BANK\_COUNT+1)\*lid(0)]



local\_variable[ODD\_NUMBER\*lid(0)]



local\_variable[2\*lid(0)]



local\_variable[f(gid(0))]


### Memory Banking: Observations

- ► Factors of two in the stride: generally bad
- In a conflict-heavy access pattern, padding can help
  - Usually not a problem since scratchpad is transient by definition
- Word size (bank offset) may be adjustable (Nvidia)

Given that unit strides are beneficial on global memory access, how do you realize a transpose?

l		

### GPU Global Memory System



#### GCN Optimization Manual, AMD

## GPU Global Memory Channel Map: Example

Byte address decomposition:

Address	Bank	Chnl	Address	
31	? 11	108	7 (	0

#### Implications:

- ► Transfers between compute unit and channel have granularity
  - ► Reasonable guess: warp/wavefront size × 32bits
  - ► Should strive for good utilization ('Coalescing')
- ► Channel count often *not* a power of two -> complex mapping
  - Channel conflicts possible
- Also banked
  - Bank conflicts also possible


### GPU Global Memory: Performance Observations

Key quantities to observe for GPU global memory access:	
Are there any guaranteed-good memory access patterns?	

- ▶ Need to consider access pattern *across entire device*
- ► GPU caches: Use for spatial, not for temporal locality
- Switch available: L1/Scratchpad partitioning
  - Settable on a per-kernel basis
- Since GPUs have meaningful caches at this point: Be aware of cache annotations (see later)

### Host-Device Concurrency

- Host and Device run asynchronously
- ► Host submits to queue:
  - Computations
  - Memory Transfers
  - Sync primitives
  - **.**..
- Host can wait for:
  - drained queue
  - ► Individual "events"
- ► Profiling



## Timing GPU Work

How do you find the execution time of a GPU kernel?
How do you do this asynchronously?

## Host-Device Data Exchange

Sad fact: Must get data onto device to compute

- Transfers can be a bottleneck
- If possible, overlap with computation
- Pageable memory incurs difficulty in GPU-host transfers, often entails (another!) CPU side copy
- "Pinned memory": unpageable, avoids copy
  - ▶ Various *system-defined* ways of allocating pinned memory

"Unified memory" (CUDA)/"Shared Virtual Memory" (OpenCL):

- ► GPU directly accesses host memory
- Main distinction: Coherence
  - "Coarse grain": Per-buffer fences
  - "Fine grain buffer": Byte-for-byte coherent (device mem)
  - "Fine grain system": Byte-for-byte coherent (anywhere)

rformance: I Bandwidth ho	Ballpark Numbers?	
	,	
Bandwidth on	device:	
Flop throughp	ut?	
Kernel launch	overhead?	

#### Outline

#### Introduction

#### Machine Abstractions

OpenCL/CUDA


Convergence, Differences in Machine Mapping Lower-Level Abstractions: SPIR-V, PTX

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

# Die Shot Gallery







(2012)



(2012)

#### Trends in Processor Architecture

What can	we expect	from future	processor a	chitectures	?

### Common Challenges

What are GPUs?	e the commo	n challenge	es encounte	ered by bot	h CPUs and

Goal: Try to see CPUs and GPUs as points in a design space 'continuum' rather than entirely different things.

#### Outline

#### Introduction

#### Machine Abstractions

OpenCL/CUDA

Convergence, Differences in Machine Mapping

Lower-Level Abstractions: SPIR-V, PTX

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

PTX: Demo

Demo: machabstr/PTX and SASS

Nvidia PTX manual

#### PTX: Cache Annotations

#### Loads:

- .ca Cache at all levels-likely to be accessed again
- .cg Cache at global level (cache in L2 and below and not L1)
- .cs Cache streaming-likely to be accessed once
- .lu Last use
- .cv Consider cached system memory lines stale-fetch again

#### Stores:

- .wb Cache write-back all coherent levels
- .cg Cache at global level (cache in L2 and below and not L1)
- .cs Cache streaming-likely to be accessed once
- .wt Cache write-through (to system memory)

#### Lost/hidden at the C level!

#### SPIR-V

Currently: C (OpenCL C, GLSL, HLSL) used as intermediate representations to feed GPUs.

#### Downsides:

- ► Compiler heuristics may be focused on human-written code
- Parsing overhead (preprocessor!)
- C semantics may not match (too high-level)

#### SPIR-V:

- Goal: Common intermediate representation ("IR") for all GPU-facing code (Vulkan, OpenCL)
- "Extended Instruction Sets":
  - General compute (OpenCL/CUDA) needs: pointers, special functions
- ▶ Different from "SPIR" (tweaked LLVM IR)

#### SPIR-V Example

```
%2 = OpTypeVoid
         %3 = OpTypeFunction %2
                                                       : void ()
         %6 = OpTypeFloat 32
                                                       ; 32-bit float
         %7 = OpTypeVector %6 4
                                                       : vec4
         %8 = OpTypePointer Function %7
                                                       ; function-local vec4*
         %10 = OpConstant %6 1
         %11 = OpConstant %6 2
         %12 = OpConstantComposite %7 %10 %10 %11 %10 ; vec4(1.0, 1.0, 2.0, 1.0
         %13 = OpTypeInt 32 0
                                                       ; 32-bit int, sign-less
         %14 = OpConstant %13 5
         %15 = OpTypeArray %7 %14
[...]
         %34 = OpLoad \%7 \%33
         %38 = OpAccessChain %37 %20 %35 %21 %36 ; s.v[2]
         %39 = OpLoad %7 %38
         %40 = OpFAdd %7 %34 %39
               OpStore %31 %40
               OpBranch %29
         %41 = OpLabel
                                                       ; else
         %43 = OpLoad %7 %42
         %44 = OpExtInst %7 %1 Sqrt %43
                                                       ; extended instruction sq
         %45 = OpLoad %7 %9
         %46 = OpFMul %7 %44 %45
               OpStore %31 %46
```

#### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Forming Expectations of Performance Timing Experiments and Potential Issues

Profiling and Observable Quantities

Practical Tools: perf, toplev, likwid

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

#### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation
Forming Expectations of Performance
Timing Experiments and Potential Issues
Profiling and Observable Quantities
Practical Tools: perf, toplev, likwid

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

## Qualifying Performance

- ▶ What is *good* performance?
- ▶ Is speed-up (e.g. GPU vs CPU? C vs Matlab?) a meaningful way to assess performance?
- ▶ How else could one *form an understanding* of performance?

Hager et al. '17 Hockney et al. '89

Stor	y of Bottlenecks
lma	gine:
•	A bank with a few service desks
	A revolving door at the entrance
Wh	at situations can arise at steady-state?
	at numbers do we need to characterize performance of this
	at numbers do we need to characterize performance of this em?
	·
	•
	•

## A Story of Bottlenecks (cont'd)

- ► P<sub>peak</sub>: [task/sec] Peak throughput of the service desks
- ► 1: [tasks/customer] Intensity
- ▶ b: [customers/sec] Throughput of the revolving door

What is the aggregate throughput?

Hager et al. '17

# Application in Computation

Translate the bank analogy to computers:	
Which parts of this are task-dependent?	

$$P \leq \min(P_{\mathsf{peak}}, I \cdot b)$$

Hager et al. '17

# A Graphical Representation: 'Roofline'

Plot (often log-log, but not necessarily):

- X-Axis: Intensity
- Y-Axis: Performance

What does our inequality correspond to graphically?

$$P \leq \min(P_{\mathsf{peak}}, I \cdot b)$$



What does the shaded area mean?

Hager et al. '17

## Example: Vector Addition

```
double r, s, a[N];
for (i=0; i<N; ++i)
  a[i] = r + s * a[i];}</pre>
```

Find the parameters and make a prediction.





# Refining the Model

- $hope P_{
  m max}$ : Applicable peak performance of a loop, assuming that data comes from the fastest data path (this is not necessarily  $P_{
  m peak}$ )
- Computational intensity ("work" per byte transferred) over the slowest data path utilized
- ▶ b: Applicable peak bandwidth of the slowest data path utilized Hager et al. '17

# Calibrating the Model: Bandwidth

McCalpin: STREAM

Typically done with the STREAM benchmark. Four parts: Copy, Scale, Add, Triad a[i] = b[i] + s\cdot c[i] Do the four measurements matter?
Any pitfalls?

# Calibrating the Model: Peak Throughput

Name aspects that should/could be factored in when determining peak performance:

Practical Tool: IACA


Question: Where to obtain an estimate of  $P_{\text{max}}$ ?

Demo: perf/Forming Architectural Performance Expectations

Questions:

What does IACA do about memory access? / the memory hierarchy?

## An Example: Exploring Titan V Limits



- Memory bandwidth: 652 GB/s theoretical, 540 GB/s achievable
- Scratchpad / L1 throughput: 80 (cores) x 32 (simd width) x 4 (word bytes) x 1.2 (base clock) ~= 12.288 TB/s
- Theoretical peak flops of 6.9 TFLOPS/s [Wikipedia]

#### Warburton '18

## Rooflines: Assumptions

What assumptions are built into the roofline model?					
l					

#### Important to remember:

- It is what you make of it—the better your calibration, the more info you get
- But: Calibrating on experimental data loses predictive power (e.g. SPMV)

# Modeling Parallel Speedup: A 'Universal' Scaling Law

a model i resourc		(N) for a	given lo	oad <i>I</i> V,	assumii

[Gunther '93]

#### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Forming Expectations of Performance

Timing Experiments and Potential Issues

Profiling and Observable Quantities
Practical Tools: perf, topley, likwid

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

### Combining Multiple Measurements

How can one combine multiple performance measurements? (e.g. "average speedup"?)

Example: Which computer should you buy?

Execution time [s]	Computer A	Computer B	Computer C
Program 1	1	10	20
Program 2	1000	100	20



# Combining Multiple Measurements: Observations

	Computer A	Computer B	Computer C
Arithmetic mean	500.5	55	20
Geometric mean	31.622	31.622	20

Wikipedia

# Timing Experiments: Pitfalls

What are potential issues in timing experiments? (What can yo about them?)	ou do

# Timing Experiments: Pitfalls (part 2)

hat can you do

#### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Forming Expectations of Performance
Timing Experiments and Potential Issues

Profiling and Observable Quantities

Practical Tools: perf, toplev, likwid

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

## Profiling: Basic Approaches

Measurement of "quantities" relating to performance

- Exact: Through binary instrumentation (valgrind/Intel Pin/...)
- ➤ Sampling: At *some* interval, examine the program state We will focus on profiling by *sampling*. Big questions:
  - ▶ What to measure?
  - At what intervals?

### Defining Intervals: Performance Counters

A performance counter is a counter that increments every time a given event occurs.

#### What events?

- ► Demo: perf/Using Performance Counters
- see also Intel SDM, Volume 3

Interaction with performance counters:

- Read repeatedly from user code
- Interrupt program execution when a threshold is reached
- Limited resource!
  - ► Only a few available: 4-8 per core
  - Each can be configured to count one type of event
  - Idea: Alternate counter programming at some rate (requires steady-state execution!)

### Profiling: What to Measure

- Raw counts are hard to interpret
- ▶ Often much more helpful to look at *ratios* of counts per core/subroutine/loop/...

What ratios should one look at?

Demo: perf/Using Performance Counters

## Profiling: Useful Ratios

ь.		
Basic	examp	iles:
Dasic		ハしつ

- ► (Events in Routine 1)/(Events in Routine 2)
- ► (Events in Line 1)/(Events in Line 2)
- ► (Count of Event 1 in X)/(Count of Event 2 in X)

chitectura	al exam	nples:			


Issue with 'instructions' as a metric?

# "Top-Down" Performance Analysis

[Yasin '14]


Idea: Account for useful work per available issue slot What is an issue slot?	

### Issue Slots: Recap




[David Kanter / Realworldtech.com]

### What can happen to an issue slot: at a high level?



[Yasin '14]

### What can happen to an issue slot: in detail?



### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Timing Experiments and Potential Issues

Practical Tools: perf, toplev, likwid

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation

Demo: Performance Counters

Show the rest of:

Demo: perf/Using Performance Counters

### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions Expression Trees Parallel Patterns and Array Languages

Polyhedral Representation and Transformation

### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions Expression Trees

Parallel Patterns and Array Languages

Polyhedral Representation and Transformation

### Expression Trees and Term Rewriting

#### Demos:

- ► Demo: lang/01 Expression Trees
- ► Demo: lang/02 Traversing Trees
- ► Demo: lang/03 Defining Custom Node Types
- ► Demo: lang/04 Common Operations

How do expression trees come to be? (not our problem here)

# Embedded languages

n challenge: Obtaining a syntax tree. Approaches?	Main

# Macros: Goals and Approaches

What is a macro?	
	_
What data do macro systems operate on?	

# Macros: Textual and Syntactic, Hygiene

```
Macros: What can go wrong if you're not careful?
#define INCI(i) do { int a=0; ++i; } while(0)
int main(void)
     int a = 4, b = 8;
     INCI(a);
     INCI(b);
     printf("a_is_now_%d,_b_is_now_%d\n", a, b);
     return 0:
How can the problem above be avoided?
```

Towards Execution

Demo: lang/06 Towards Execution

### Outline

Performance-Oriented Languages and Abstractions **Expression Trees** Parallel Patterns and Array Languages

### Reduction


$$y = f(\cdots f(f(x_1, x_2), x_3), \dots, x_N)$$

where N is the input size.


Also known as

- Lisp/Python function reduce (Scheme: fold)
- ► C++ STL std::accumulate

# Reduction: Graph



# Approach to Reduction



Can we do better?

"Tree" very imbalanced. What property of *f* would allow 'rebalancing'?


$$f(f(x,y),z)=f(x,f(y,z))$$

Looks less improbable if we let  $x \circ y = f(x, y)$ :

$$x \circ (y \circ z)) = (x \circ y) \circ z$$

Has a very familiar name: Associativity


## Reduction: A Better Graph



Processor allocation?

### Mapping Reduction to SIMD/GPU

- Obvious: Want to use tree-based approach.
- Problem: Two scales, Work group and Grid
  - to occupy both to make good use of the machine.
- In particular, need synchronization after each tree stage.
- ► Solution: Use a two-scale algorithm.



*In particular:* Use multiple grid invocations to achieve inter-workgroup synchronization.

## Map-Reduce

But no. Not even close.


Sounds like this:

$$y = f(\cdots f(f(g(x_1), g(x_2)), g(x_3)), \ldots, g(x_N))$$

where *N* is the input size.

- Lisp naming, again
- Mild generalization of reduction

# Map-Reduce: Graph




### Scan

$$y_1 = x_1$$
  
 $y_2 = f(y_1, x_2)$   
 $\vdots = \vdots$   
 $y_N = f(y_{N-1}, x_N)$ 


where N is the input size. (Think: N large, f(x, y) = x + y)

- Prefix Sum/Cumulative Sum
- Abstract view of: loop-carried dependence
- Also possible: Segmented Scan

## Scan: Graph



# Scan: Implementation



Work-efficient?

### Scan: Implementation II


Two sweeps: Upward, downward, both tree-shape

### On upward sweep:

- Get values L and R from left and right child
- Save L in local variable Mine
- ► Compute Tmp = L + R and pass to parent

### On downward sweep:

- Get value Tmp from parent
- Send Tmp to left child
- Sent Tmp+Mine to right child



# Scan: Examples

Vame exa	mples of F	Prefix Su	ms/Scans	5:	

## Data-parallel language: Goals

Goal: Design a full data-parallel programming language Example: What should the (asymptotic) execution time for Quicksort be?

Quicksort	
Quicksort Quicksort Quicksort Quicksort Quicksort Quicksort Qs	Quicksort  Quicksort  Quicksort  Quicksort  Quicksort  Quicksort  Quicksort

Question:	What parallel	primitive coul	d be used	to realize this?	

### NESL Example: String Search

```
teststr = "string strap asop string" : [char]
>>> candidates = [0:#teststr-5];
candidates = [0, 1, 2, 3, .... : [int]]
>>> {a == 's: a in teststr -> candidates};
it = [T, F, F, F, F, F, F, T, F, F...] : [bool]
>>> candidates = {c in candidates;
         a in teststr -> candidates | a == 's};
candidates = [0, 7, 13, 20, 24] : [int]
>>> candidates = {c in candidates;
          a in teststr -> {candidates+1:candidates}
... | a == 't}:
```

- ► Work and depth of this example?
- ► NESL specifies work and depth for its constructs
- ► How can scans be used to realize this?

### Blelloch '95

## Array Languages

#### Idea:

- Operate on entire array at once
- ► Inherently data-parallel

### Examples:

- APL, numpy
- ► Tensorflow (talk on Friday), Pytorch

#### Important axes of distinction:

- Lazy or eager
- Imperative (with in-place modification) or pure/functional

### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation Polyhedral Model: What?

### Outline

Introduction

Machine Abstractions

Performance: Expectation, Experiment, Observation

Performance-Oriented Languages and Abstractions

Polyhedral Representation and Transformation Polyhedral Model: What?

### Basic Object: Presburger Set

Think of the problem statement here as representing an arbitrary-size (e.g.: dependency) graph.

*Presburger sets* correspond to a subset of predicate logic acting on tuples of integers.

Important: Think of this as a mathematical tool that can be used in many settings.

# Basic Object: Presburger Set

#### Terms:

- ► Variables, Integer Constants
- ▶ +, -
- $\triangleright \lfloor \cdot /d \rfloor$

#### Predicates:

- ightharpoonup (Term)  $\leq$  (Term)
- ▶  $(Pred) \land (Pred), (Pred) \lor (Pred), \neg (Pred)$
- $ightharpoonup \exists v : (Pred)(v)$

Sets: integer tuples for which a predicate is true Verdoolaege '13

# Presburger Sets: Reasoning

What's "missing"? Why?	
Why is this called 'quasi-affine'?	

# Presburger Sets: Reasoning

What do the resulting sets have to do with polyhedra? When are they convex?
Why polyhedra? Why not just rectangles?

Demo: Constructing and Operating on Presburger Sets

Demo: lang/Operating on Presburger Sets

## Making Use of Presburger Sets

- Loop Domains
- ► Array Access Relations (e.g. write, read: per statement)
- Schedules, with "lexicographic time"
- Dependency graphs
- ► (E.g. cache) interference graphs
- Q: Specify domain and range for the relations above.

## Example: Dependency Graph

#### Given:

- ▶ Write access relation W: Loop domain  $\rightarrow$  array indices
- Read access relation R
- Schedule *S* for statement  $S_i$ : Loop domain  $D \rightarrow lex$ . time of statement instance
- ▶ Relation ≺: Lexicographic 'before'

Find the dependency graph:

Verdoolaege '13

### Example: Last Instance

#### Given:

- $\blacktriangleright$  Write access relation W: Loop domain  $\rightarrow$  array indices
- Read access relation R
- ▶ Schedule S for statement  $S_i$ : Loop domain  $D \rightarrow \text{lex.}$  time of statement instance
- ► Relation ≺: Lexicographic 'before'

Find the statement instances accessing array element:


Find the *last* statement instance accessing array element:

Verdoolaege '13

# Primitive Transformations (I)

Source Code	Partition	Transformed Code
for (i=1; i<=N; i++) Y[i] = Z[i]; /*s1*/ for (j=1; j<=N; j++) X[j] = Y[j]; /*s2*/	Fusion $s_1 : p = i$ $s_2 : p = j$	for (p=1; p<=N; p++){     Y[p] = Z[p];     X[p] = Y[p]; }
for (p=1; p<=N; p++){     Y[p] = Z[p];     X[p] = Y[p]; }	Fission $s_1 : i = p$ $s_2 : j = p$	for (i=1; i<=N; i++) Y[i] = Z[i]; /*s1*/ for (j=1; j<=N; j++) X[j] = Y[j]; /*s2*/


# Primitive Transformations (II)



# Primitive Transformations (III)

Source Code	Partition	Transformed Code
for (i=0; i>=N; i++) Y[N-i] = Z[i]; /*s1*/ for (j=0; j<=N; j++) X[j] = Y[j]; /*s2*/	Reversal $s_1: p = N - i$ $(s_2: p = j)$	for (p=0; p<=N; p++){     Y[p] = Z[N-p];     X[p] = Y[p]; }

# Primitive Transformations (IV)



### Example: Last Instance

( -	IVAN	٠

► Dependency relation *D* 

Check whether a transformed schedule S' is valid:

#### A peek under the hood: Fourier-Motzkin Elimination

INPUT: A polyhedron S with variables  $x1, ..., x_n$ OUTPUT:  $x1, ..., x_{n-1}$ 

- ▶ Let C be all the constraints in S involving  $x_n$ .
- For every pair of a lower and an upper bound on  $x_m$  in C:

$$L \le c_1 x_n, \\ \le c_2 x_n \le U,$$

create the new constraint  $c_2L \leq c_1U$ .

- ightharpoonup Divide by the GCD of  $c_1$ ,  $c_2$  if applicable.
- If the new constraint is not satisfiable, S was empty.
- ▶ Let  $S' = S \setminus C \cup \bigcup_{L,U} \{c_2L \leq c_1U\}$ .

[Aho/Ullman/Sethi '07]

Q: How can this help implement an emptiness check?